hdbham/FullAdder-Prolog

Demonstrating principal of equivalence by programming a Full Adder Circuit in Prolog

This repository is not active