Fully featured implementation of Inter-IC (I2C) bus master for FPGAs
Primary LanguageSystemVerilogOtherNOASSERTION
No issues in this repository yet.