/ZedBoard_Zynq7000

This project is for education about design HLS, FPGA and Linux

Primary LanguageVHDL

Vitis

File -> Import -> Eclipse workspace or zip file