Self challenge: write a MIPS core with 5-stages-pipeline and cache in verilog.
Verilog
myMIPS
Self challenge :)
Reference: P.A.Patterson and J.L. Hennessy, Computer Organization and Design: The Hardware/Software Interface, 5th Ed, Asian Ed., ELSEVIER (Morgah Kauffmann).
