To design and develop a sixty second timer in DE10-lite Student edition FPGA development board and integrate it with a buzzer which beeps every 59 seconds. The scope of the project is to develop optimal and efficient counters which can be integrated into modules such as a timer.