/riscv-tlv-core

A simple implementation of a RISC-V core (RV32I) written in TL Verilog.

Primary LanguageVerilog

No issues in this repository yet.