Use of VHDL-2019 Interfaces

[DavidMonk00]

In VHDL-2019 (and supported in Vivado 2023.2), there is the ability to bundle entity signals into a single line of code.

Implementing this for ipbus components would significantly reduce code verbosity and simplify designs.