Example platform for Xilinx MII_to_RMII IP on Arty A7-35T, including ethernet RX and TX
Primary LanguageVerilogApache License 2.0Apache-2.0