Fpga verilog code for uart transmitter and receiver
Primary LanguageVerilog
No issues in this repository yet.