This is a collection of FPGA designs I've made for the DE10-Lite development kit by Terasic
Primary LanguageVerilog