/CPU_8b

8-bit CPU from scratch designed for academic purposes

Primary LanguageSystemVerilog

CPU_8b

8-bit CPU designed by Jacob Kearin for EE senior design project at Dunwoody College of Technology.

Work in progress - designed for implementation in Nexys-A7 100T

Implementation sources in /nexys_core

Opcodes list:

image