jacobkearin/verilog_automated_TestBench
example of automated testbench using raw txt file as simulation test vectors
Verilog
Stargazers
No one’s star this repository yet.
example of automated testbench using raw txt file as simulation test vectors
Verilog
No one’s star this repository yet.