jadavs/FPGA_FlappyBird

Developed Flappy Bird with SystemVerilog, ModelSIM on the Altera DE1SoC Cyclone V FPGA using ASMD and FSM design methodologies

SystemVerilog