32-bit gaming console SoC
- scalable memory interface from day 1
- debug core
- convert pipeline entries to instructions during sim
- ability to externally halt the cpu and single step
- ability to log CPU state to a debug buffer, accessible through debug interface
- simpler logic in pipeline, with no side effects and edge cases
- code linting from day 1