An implementation of UART RS-232 that can synthesize on an FPGA.
Primary LanguageVerilog
No issues in this repository yet.