jo4x962k7JL

I designed, implemented, layouted, taped-out, and tested this chip↑ with TSMC 180 nanometer process. Now I am a software engineer with analog chip design skills

Location:San Jose, CA

Pinned Repositories

jo4x962k7JL's Repositories