joallace/verilog-safe

A verilog coded FPGA safe that uses a 18 bit password and a facial code, recognized by OpenCV, to unlock it.

This repository is not active