A prototype designed by Quartus, by simulating the structural design of the CPU. （山东大学软件学院计算机组织与结构课程设计）
Primary LanguageVHDL