/zedboard_axi4_master_burst_example

Quick Example how to generate an custom AXI4 IP with AXI4-Full interface (burst) for the Zynq (ZedBoard)

Primary LanguageSystemVerilog

Watchers