Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks
Primary LanguageVerilogOtherNOASSERTION
No one’s watching this repository yet.