/60-sec-FPGA-Counter

About This was a group project for a Digital system design course. It was implemented using VHDL

Primary LanguageVHDL

No issues in this repository yet.