Implemented and simulated fully pipelined sine and cosine generator based on CORDIC Algorithm using Verilog HDL on Xilinx Vivado Software and compared the results with MATLAB results and obtained SNR of about 19dB.
kaustuvsahu/CORDIC-Algorithm
Implementation of sin and cosine generators based on CORDIC algorithm using Verilog HDL
Verilog