khaHesham/Five-stages-pipeline-processor

this is an implementation of a five stages pipeline processor using verilog

This is a 32-bit 5 stage pipelined processor using Harvard Architecture

Stages

Consists of 5 stages:

Instruction Fetch (IF)	Instruction Decode (ID)	Execute (Ex)	Memory (Mem)	Write Back (WB)