Instruction Fetch (IF) | Instruction Decode (ID) | Execute (Ex) | Memory (Mem) | Write Back (WB) |
---|
khaHesham/Five-stages-pipeline-processor
this is an implementation of a five stages pipeline processor using verilog
VerilogMIT
this is an implementation of a five stages pipeline processor using verilog
VerilogMIT