Small footprint and configurable PCIe core
Primary LanguageVerilogOtherNOASSERTION
No one’s star this repository yet.