A DDR3 memory controller in Verilog for various FPGAs
Primary LanguageVerilog
No one’s star this repository yet.