/RISC-V-based-micro-controller-using-OpenLane

This is part of EC383 - Mini Project in VLSI Design.

Primary LanguageVerilogMIT LicenseMIT

Watchers