This repo contains code snippets written in verilog as part of course Computer Architecture of my university curriculum