laonahongchen/RISC-V

a RISC-V CPU in HDL

this is a small course project for Computer Architecture@ACM honored class 2017, which is a small 5-staged RISC-V CPU.