Superscalar Processor Simulator A simulation of a pipelined, superscalar processor with multiple executions and out-of-order execution with sequential consistency using a circular Reorder Buffer.