Repository for basic (and not so basic) Verilog blocks with high re-use potential.
Primary LanguageVerilog
No one’s watching this repository yet.