This is our final project of the course "Logic and Computer Design Fundemantal".

  • Project Name: wheck-a-mole
  • Authors: Haipeng Li, Jiacheng Lu, Haotian Fei
  • Data: Jan 5th, 2017
  • Environment: Sword Kintex7, Xilinx ISE 14.7, Verilog HDL