leonardoAnjos16/CPU

A Verilog Project that describes a FSM capable of doing the operation ((A + C - D) * 2).

This repository is not active