This document handels the discussion about the design of a DRAM controller with integrated transparent encrypt/decrypt feature and how to defend agains possible attack vectors. The IP core arising from this work is intended to be used in upcoming SoCs and CPUs manufacturered through the LibreSilicon project.