Microprocessor without Interlocked Pipeline Stages with the extra JR, DIV and MFLO instructions implemented.