Computer Architecture Lab Designed a 5-stage pipelined, cached processor with some advanced modules. Website: http://acm.sjtu.edu.cn/mips/