FIR_Filter_design using folding and systolic array implemented in verilog
.
This repository contains two filters implemented in verilog. One of them use folding to minimize the area while the other uses systolic arrary to enlarge the throughput.
Verilog
.