A classic 5-stage pipeline MIPS 32-bit processor, including a 2-bit branch predictor, a branch prediction buffer and a direct-mapped cache.
Primary LanguageVerilogGNU Lesser General Public License v3.0LGPL-3.0
No one’s star this repository yet.