Dump a UDB configuration to Verilog and use Yosys to simplify it.
./udb-config-parser/udb-config-parser ./examples/udb-and2.bin > udb-and2.v
yosys -p 'read_verilog udb-and2.v; synth; write_verilog udb-and2-simplified.v'lowfatcomputing/psoc-bitstream-parsing-tools
Parse the programmable logic configuration of PSoC devices
Go