markos-stefanidis/riscv-rv32im-core

System Verilog Implementation of a basic Risc-V core.

SystemVerilog