Overall multi-core SIMD microarchitecture
Primary LanguageVerilog
Overall architecture for Bayesian Computer's multiprocessors of SIMD cores.