Verilog implementation of a UART unit
Primary LanguageVerilogGNU General Public License v3.0GPL-3.0
This repository is not active