Embarrassingly bad first steps in verilog
Primary LanguageTcl
Really, please don't look. This is just my own repo of initial steps in the world of FPGAs.