VHDL project for a single-bit memory cell. Demonstrates digital logic design.
Primary LanguageVHDLMIT LicenseMIT