This repository contains the verilog code files of Single Cycle RISC-V architecture
Primary LanguageVerilog