This repository is not active
mert137/Verilog-Code-To-Block-Converter
This GUI converts Verilog top module code into a block design. Moreover, on block design screen, you can add, remove, rename modules and ports and generate top module code.
PythonGPL-3.0