/Verilog-Code-To-Block-Converter

This GUI converts Verilog top module code into a block design. Moreover, on block design screen, you can add, remove, rename modules and ports and generate top module code.

Primary LanguagePythonGNU General Public License v3.0GPL-3.0

This repository is not active