/uvm_demo1

Simple UVM for a cache.

Primary LanguageSystemVerilog

uvm_demo1

Simple UVM for a cache.

I made this UVM testbench for a 2-way set associative 512B cache. `include was necessary for EDA playground. https://www.edaplayground.com/x/PKU5