/AccDNN

A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.

Primary LanguageVerilogApache License 2.0Apache-2.0

Watchers

No one’s watching this repository yet.