uart implementation using verilog with testbench
Primary LanguageVerilog
This repository is not active