minhson

Pinned Repositories

aihwkit
IBM Analog Hardware Acceleration Kit
Language:C++00
amba3-vip
amba3 apb/axi vip
Language:SystemVerilog00
APoT_Quantization
PyTorch implementation for the APoT quantization (ICLR 2020)
Language:Python00
binance-trader
💰 Cryptocurrency Trading Bot for Binance (Experimental)
Language:Python00
cacti
An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model
Language:C++00
CHDL
Course Hero File Downloader. Free.
00
computer-engineering-resources
A curated list of Computer Engineering resources
00
contiki
The official git repository for Contiki, the open source OS for the Internet of Things
Language:C00
coursera-cryptocurrency
Assignments from the Coursera course "Bitcoin and Cryptocurrency Technologies"
Language:Java00
destiny_3d_cache
Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of following repository:
Language:C++00

minhson's Repositories

minhson/aihwkit
IBM Analog Hardware Acceleration Kit
Language:C++00
minhson/APoT_Quantization
PyTorch implementation for the APoT quantization (ICLR 2020)
Language:Python00
minhson/binance-trader
💰 Cryptocurrency Trading Bot for Binance (Experimental)
Language:Python00
minhson/cacti
An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model
Language:C++00
minhson/computer-engineering-resources
A curated list of Computer Engineering resources
00
minhson/contiki
The official git repository for Contiki, the open source OS for the Internet of Things
Language:C00
minhson/coursera-cryptocurrency
Assignments from the Coursera course "Bitcoin and Cryptocurrency Technologies"
Language:Java00
minhson/dotfiles
Config files.
Language:Vim script
minhson/ece5745-tut3-pymtl
ECE 5745 Tutorial 3: PyMTL Hardware Modeling Framework
Language:Python
minhson/ece5745-tut4-verilog
ECE 5745 Tutorial 4: Verilog Hardware Description Language
Language:Verilog
minhson/ece5745-tut5-asic-tools
ECE 5745 Tutorial 5: Synopsys ASIC Tools
Language:Verilog
minhson/ece5745-tut7-pymtl-cl
ECE 5745 Tutorial 5: PyMTL Cycle-Level Modeling
Language:Python
minhson/FreeAHB
AHB Master
Language:Verilog
minhson/gem5_PIM_extension
A gem5 extension, introducing a bulk-bitwise PIM module. This extension include a programming model for bulk-bitwise PIM and additional X86 instruction to interact with the PIM module.
minhson/google-research
Google Research
minhson/ipgen
IP-core package generator for AXI4/Avalon
Language:Python
minhson/mcpat
An integrated power, area, and timing modeling framework for multicore and manycore architectures
minhson/mkl-dnn
Intel(R) Math Kernel Library for Deep Neural Networks (Intel(R) MKL-DNN)
Language:C++
minhson/pytorch-playground
Base pretrained models and datasets in pytorch (MNIST, SVHN, CIFAR10, CIFAR100, STL10, AlexNet, VGG16, VGG19, ResNet, Inception, SqueezeNet)
minhson/Pyverilog
Python-based Hardware Design Processing Toolkit for Verilog HDL
Language:Python
minhson/SCALE-Sim
minhson/simplessd
Open-Source Licensed Educational SSD Simulator for High-Performance Storage and Full-System Evaluations
Language:C++
minhson/simplessd-fullsystem
Open-Source Licensed Educational SSD Simulator for High-Performance Storage and Full-System Evaluations
Language:C++
minhson/SimpleSSD-Standalone
Open-Source Licensed Educational SSD Simulator for High-Performance Storage and Full-System Evaluations
minhson/snn_toolbox
Toolbox for converting analog to spiking neural networks (ANN to SNN), and running them in a spiking neuron simulator.
minhson/Stochastic-Quantization
Training Low-bits DNNs with Stochastic Quantization
Language:Jupyter Notebook
minhson/SystemVerilogReference
training labs and examples
Language:SystemVerilog
minhson/tensorpack
A Neural Net Training Interface on TensorFlow
Language:Python
minhson/veriloggen
Veriloggen: A library for constructing a Verilog HDL source code in Python
Language:Python
minhson/vimrc
The ultimate Vim configuration: vimrc
Language:Vim script