This project is an implementation of Simple MIN Processor based on CISC Architecture.
Primary LanguageVerilog
No one’s star this repository yet.